

Fig. 1
PRIOR ART




Fig. 2
PRIOR ART




Fig. 3
PRIOR ART




Fig. 15




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20

NODES ON FAULT
PROPAGATION PATH
P9 IN PARTIAL CIRCUIT
C5

OUTPUT TERMINALS
RELATED TO THE NODE
ON THE FAULT
PROPAGATION PATH

FAULT OUTPUT TERMINALS
OF LOGIC CIRCUITS
RELATED TO OUTPUT
TERMINALS OF
PARTIAL CIRCUIT




Fig. 21

NODES ON FAULT
PROPAGATION PATH
P9 IN PARTIAL CIRCUIT
C5

OUTPUT TERMINALS
RELATED TO THE NODE
ON THE FAULT
PROPAGATION PATH

FAULT OUTPUT TERMINALS
OF LOGIC CIRCUITS
RELATED TO OUTPUT
TERMINALS OF
PARTIAL CIRCUIT




Fig. 22




Fig. 23